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A Universal Interface Device (UID) was constructed for
the TRS-80 Model I microcomputer that enables it to perform
a wide variety of digital and analog data acquisition and
control functions within the Department of Aeronautics.
The system was tested and validated for low frequency data
acquisition and control in a wind tunnel experiment and
higher frequency applications were predicted with the
development of additional software.
The UID consists of a collection of off the shelf
and author designed components assembled within a common
enclosure 1o provide eight channels of analog to digital
input, a single channel of digital to analog output, eight
bit TTL level digital to digital input and output, and
eight power relay outputs all under software control of the
host microcomputer.
Applications software, calibration tables, and a
validation experiment were prepared and included within the
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The age of the microprocessor (U-P) is upon us. The
relentless and geometrically accelerating advances in U-P
technology are blurring the distinction between large and
small computer with quantum leaps in memory capacity and
speed of execution. Coincident with these developments has
been the increasing application of the U-P first as a purely
high cost scientific and research tool and now in low cost
consumer electronics and the video game and microcomputer
explosions. The microcomputer is the obvious and so far
ultimate application of the U-P and is now revolutionizing
the workplace and home. It is not outrageous to predict
that by the end of the decade, as technological advances
continue and economies of scale lower unit prices, the
microcomputer should be as common in the workplace as the
typewriter and, in the home, as the television.
In regard to scientific data acquisition, the marriage
of the microcomputer to the family of concurrently
developed analog to digital (A/D) and digital to analog
(D/A) integrated circuits has made low cost, easily
implemented electronic data acquisition and control an
accomplished fact. This paper describes one such
application utilizing a TRS-80 Model I microcomputer
8

interfaced to a .collection of commercially available and
author designed circuits to provide a portable and
universal data collection and automatic control station
for the various test instruments located within the
Department of Aeronautics at the Naval Postgraduate School
(NPS).
B. DISCUSSION
The resulting hardware for the application under
discussion has been named the Universal Interface Device
(UID) and will be referred to by this name. The host
microcomputer is a TRS-80 Model I manufactured by the
Tandy Corporation, Fort Worth, Texas and hereafter referred
to as TRS-80 and/or Model I. Other models of the TRS-80
are made but are not discussed in this paper. The UID
consists of an eight channel analog to digital input port,
an eight bit relay output port, an eight bit TTL
(transistor-transistor logic) input port, an eight bit
TTL output port, and a single digital to analog output
port all housed within a common enclosure. Two
commercially available, off the shelf devices, the
Analog-80 and Interfacer-80 , both manufactured by the
Alpha Products Company, Woodhaven, New York were used to
implement the analog input port, digital input port, and
relay output ports. The analog output and digital output
ports were constructed from scratch. Subsequent chapters

describe the TRS-80 microcomputer and its operation, the
UID and its interface between microcomputer and the
outside world, implementation of the combined system for
both analog and digital steady state/low frequency I/O
(input /output ) , suggested software routines for various
applications, results of preliminary testing of the
system, and conclusions and recommendations for further
development
.
The scope of this discussion assumes some familiarity
with microcomputer architecture and digital electronics,
but not necessarily a prior knowledge of the TRS-80
system in particular. A comprehensive bibliography is
included to direct the user to appropriate topics for
review *or closer interest. The mastery of the interpreted
BASIC high level language resident in the TRS-80 operating
system should be a major goal of the user of the UID since
this language allows a highly flexible real time inter-
action with the data acquisition and control process.
While it is not possible for this paper to be a compre-
hensive manual on the BASIC language, suitable attention
has been devoted to the subject to provide the user with
concepts for developing custom software to drive the UID
in a variety of applications. The bibliography references
several sources of information for both BASIC and inter-
facing techniques. Other languages for the TRS-80 are
available but not within the scope of this paper; however,
10

of note for future reference is the fact that the TRS-80
is capable of direct execution of Z80 machine code which
would allow high frequency measurements. This application
is left for a separate investigat ion
.
The author's purpose is not only to provide an operating
manual for the TRS-80/UID system but also stimulate interest
and provide a core reference for extended applications of
the UID. Thus, it would be an injustice to refer the user
to the TRS-80 documentation as the sole source of information
for operating the TRS-80 hardware, so there is appropriate
attention devoted to describing the operation of the TRS-80,
including experiences gained by the author, that are not
in the instruction manuals. A certain amount of this is
subjective; but, as the project has developed, the author
has become highly impressed with the TRS-80 in view of the
capabilities implemented, especially since it is generally
regarded as a lightweight in professional circles. Of
course, no official endorsement of the TRS-80 is intended,
but to observe a hobby-grade microcomputer perform as
this one has inspired the imagination for the capabilities
of those of loftier reputation.
The UID was designed with expansion in mind with both
the physical room for additional circuitry and appropriate
documentation to allow its future use as a building block





This section describes the physical and operational
characteristics of the TRS-80 Model I and the UID. Where
applicable, the various reference manuals and technical
documentation listed in the bibliography are cited and
will provide additional information beyond the scope of
the discussion.
A. TRS-80 MODEL I MICROCOMPUTER
The TRS-80 Model I, first introduced in 1977 by the
Tandy Corporation, is a Zilog Z80 microprocessor based
microcomputer utilizing an 8 bit word, capable of direct
memory access of 64K (kilobytes) of memory, and addressing
256 external ports. It has capacity for up to four 5.25''
floppy disk drives, dual cassette drives, a parallel
interfaced printer, and a serial RS-232 standard interface
in its most standard and complete configuration. The above
described peripherals are entirely optional. Of modular
design, its main components such as keyboard, CRT monitor,
and its various peripherals are separately enclosed and
connected to one another by means of ribbon and other
multiconductor cables. Resident in the first 16K of memory
is the BASIC interpreter in ROM (Read Only Memory) which
gives the TRS-80 its built in high level language; the
remaining 48K is RAM (Random Access Memory) and is
12

accessible by the user for either program or data storage.
The Model I is frequently referred to in terms of its
memory capacity in 16K increments with the first 16K
omitted since it is the ROM interpreter and transparent to
the user. Thus, the maximum capacity is referred to as 48K
even though the Z80 addresses 64K and technically that is
what is actually in use. The standard four disk drives are
capable of a minimum of 275K of additional storage, and
non-OEM (original equipment manufacturer) sources market
drives with double density arid/or dual heads with capacities
extending up to 1M (megabyte) for a four drive installation
and hard disk systems capable of up to 10M. The BASIC
interpreter is called Radio Shack Level II BASIC and is a
variation of Microsoft BASIC, a widely accepted dialect
of the BASIC language. Level I BASIC, a distinctly limited
subset of Level II BASIC, was also available on some models
but is not sufficiently sophisticated for serious applica-
tion. The standard DOS, the program that interfaces the
Model I to its peripheral disk drives, is TRSDOS , now in
version 2.3; and other DOS ' s are available from non-OEM
sources
.
The TRS-80 Model I is probably the most widely
recognized and supported microcomputer in the western
world to date. But problems, the most offensive of which
were rectified, tarnished its reputation at an early stage
and created a somewhat adverse opinion of it as a serious
13

contender in the business and scientific "communities . As
an example, early models used an economy keyboard that
lacked a professional feel and had severe debounce
problems. Likewise, as with many products in the highly
competitive computer electronics industry, the hardware
was placed on the market before adequate support, both
software and service, was available all in the face of an
aggressive advertising campaign. The early TRSDOS disk
system had a number of bugs that caused great consterna-
tion among the first purchasers. Small businesses and
professionals expecting instant computing power for the
masses were greatly disappointed. Later editions of the
Model I, however, corrected these problems with the result
that, although identical in outward appearance, they
operated almost like a completely different machine.
This fact does not seem to be widely known outside the
body of dedicated TRS-80 users. But there were other
shortcomings, some intentional, that were not corrected
including the use of corrosion-prone non-gold plated
connectors in the cable assemblies, a non-standard 64
column monochrome CRT dislay, low resolution graphics
capability, and the incompatibility with CP/M (CONTROL
PROGRAM/MONITOR) , the defactor standard microcomputer DOS
for business applications [Ref. 1] . As a result, periodic
cable disassembly and contact cleaning is necessary, high
resolution graphics are not possible, and a great body of
14

professional software is unusable by the Model I by-
virtue of its incompatibility with CP/M.
However, limitations aside, the later versions of the
Model I are quite capable in their own right; and, because
of its mass marketing through the nationwide Radio Shack
franchise, the Model I made the microcomputer available on
a heretofore undreamed of scale. In contrast, Tandy
envisioned the Model I as a strictly experimental product
expecting to sell no more than 1000 units during the first
year [Ref. 2]. By the end of 1980, however, when pro-
duction of the Model I ceased due to Federal Communications
Commission restrictions on the RFI (radio frequency inter-
ference) caused by its unshielded interconnecting cables,
over 300,000 units had been sold [Ref. 3] with a multi-million
dollar support industry supplying peripheral hardware,
software; and two nationally circulated monthly magazines
with circulation in excess of 110,000 and devoted exclusive-
ly to the TRS-80 were being published [Ref. 4]. Since 1980,
the Model I has been replaced by the Model III, a single
enclosure unit without the RFI problems of the unshielded
Model I but essentially an improved packaging of its design.
Although now out of production and obsolete in the face of
new products, so much has been and is still being published
about the TRS-80 Model I and both the manufacturer and ad
hoc user groups encourage and support experimentation and
creative applications of it, that it is an ideal platform
15

on which to base a project such as the UID. A TRS-80 Model
I was available in the Department of Aeronautics for this
project, as were many salvaged parts used in the con-
struction of the UID. The TRS-80/UID system replaces
obsolete and non-functioning data logging equipment in the
Department and adds control capabilities not heretofore
available with the older equipment. The following sub-
sections describe the various modules which make up the
TRS-80 Model I.
1. TRS-80 Model I Architecture
The heart of the TRS-80 Model I is the Zilog Z80
microprocessor which is an MOS technology LSI (large scale
integration) device that is manufactured in a standard 40
pin DIP (dual in-line package). Ciarcia, Build Your Own
Z80 Computer describes the internal architecture of the
Z80 with its pin out which is repeated in Appendix A. The
pin-out shows that the Z80 has single power connection, a
single clock connection, 8 data lines, 16 address lines,
and various control lines as described. The collection of
data and address lines are termed the data bus and address
bus respectively, and it follows that the 16 address lines
can define 2**16 = 65,536 separate and distinct addresses.
Likewise, the eight bits of data can be encoded into 2**8
= 256 distinct values within each address. Each data and
address line is referred to as a bit and is assigned a
corresponding binary weighted value. Eight bits are defined
16

as a byte and 2**10 = 1025 is defined as a kilobyte or K.
Thus 65,536 == 64*(2**10) = 64K, and the Z80 is said to
address 64K cf on-line memory. The Z80 is also capable of
addressing 256 external input or output devices, called
ports, via the lower 8 address lines. Data in and out of
the Z80 is controlled by pins 19 to 22 which serve to gate
the data from or to memory or port addresses [Ref. 5].
The arithmetic operations which the Z80 is able to
perform are confined to single and a limited subset of
double byte binary integer addition, subtraction, and
logical operations with greater range and more complex
operations implemented with software. Within the TRS-80,
the Z80 chip is connected through buffers to external
circuitry. The result is a 40 conductor edge connector
termed the TRS-80 bus, or simply bus, for short. Its
pin-out is described in Appendix A and a complete
schematic of the TRS-80 is found in Radio Shack, TRS-80
Microcomputer Technical Reference Handbook . While the
TRS-80 bus is not a pin for pin image of the Z80, it
functions essentially the same. It is accessible from the
rear of the keyboard unit or the left side of the expansion
interface
.
The other main feature of the TRS-80 is its
collection of memory chips which together comprise the 64K
of on-line memory. Since all the Z80 is able to do is add,
subtract, compare, and move binary numbers between and
17

255, a program is required to translate these operations
into the decimal arithmetic and alphanumeric character
strings that humans can readily understand. In the TRS-80,
the first 16K of memory is permanently dedicated to this
program which is called the interpreter. The first 12K cf
the 16 is ROM which, as the name implies, can be read from
but not written to. The remaining 4K is RAM which may be
written to as well. Within the ROM portion, the interpreter
program, in directly executeable Z80 machine code, resides
static and unalterable save for chip failure, even when
power is not applied. On power-up, the Z80 chip begins
to execute the permanent ROM steps starting at address zero.
This initializes internal parameters and jump addresses in
the 4K of RAM which acts as a scratch pad for the interpreter
and ultimately causes the TRS-80 to begin accepting input
from the keyboard and from which all other operations are
initiated. This is termed the direct or command mode, and
from it programs may be entered from keyboard, disk, or
tape; execution of an existing program may be initiated by
entering the run mode; or an existing program may be altered
by entering the edit mode. The syntax accepted by the ROM
interpreter is called BASIC and is the familiar high level
language common to microcomputers and through which the
fairly simple machine/operator communication is accomplished.
The remaining 48K of memory in the TRS-80 is RAM; and all
programs, variables, and the DOS if a disk system is used,
18

are stored in it above the first 16K. The TRS-80 will
execute BASIC programs using the interpreter and will also
directly execute Z80 machine code. Actually, the inter-
preter translates a BASIC program step by step into
Z80 machine code because, as previously explained, that is
all the Z80 is capable of executing. Other high level
languages, both compiled and interpreted, are available
for the TRS-80; but nothing but the resident BASIC
interpreter can occupy the lowest 16K of memory. Thus
programs in other languages usually require overhead as a
run-time module, or in other words, another interpreter,
in addition to the program itself.
Minor components of the TRS-80 architecture include
the floppy disk controller, printer interface, cassette
interface, real time clock, video circuitry, and RS-232
port
.
Communication between the Z80 and its external
components may be done by tying the device to a reserved
memory address, called memory mapping; or to a port address,
called port mapping. With one exception, all TRS-80 com-
ponents including the keyboard and CRT display are memory
mapped within the previously mentioned 4K of RAM reserved
for the interpreter. The exception is the cassette inter-
face which is mapped to port 255. Thus, for example, each
character position on the CRT screen is tied to a discrete
address between 15360 and 16383 decimal [Ref. 6]; and the
keyboard is similarly mapped in a portion of RAM. The
19

interpreter in a predetermined sequence scans the keyboard
memory block, updates the video memory block. Triggers the
video circuitry, and executes program steps, among other
tasks, and then begins again. All of this, including the
allocation and management of memory is transparent to the
operator. Radio Shack, Level II Basic Reference Manual ;
Blattner and Mumford, Inside Level II ; and Farvour
,
Microsoft Basic Decoded describe in detail the use of the
BASIC interpreter, the mapping of peripherals „ and physical
layout of the TRS-80
.
The TRS-80 Model I system is thus seen to be
suitably complex from both a hardware and software
standpoint. Through the execution of the BASIC inter-
preter, the operator is able to control the ZSO micro-
processor with the simple English-like commands of BASIC
syntax and also use Z80 machine code or combinations of
both.
2 . Keyboard Enclosure
The TRS-80 keyboard enclosure contains the Z80
microprocessor, interpreter ROM and RAM, supporting
circuitry, plus the first 16K of program RAM on a single
board located underneath the keyboard assembly. The key-
board is a familiar typewriter-like arrangement with
additional keys for the four directional arrows used in
carriage control, a clear screen key, and a break key
which returns the computer to the command mode when
20

depressed. Later editions of the Model I have a twelve key
numeric keypad to the right of the main keyboard which
duplicates the top row of numeric keys. On the side facing
away from the operator are located three connectors on the
right for connection of the CRT display, power supply, and
cassette drive #1; and an on/off button for the keyboard.
On the left side of the same face is the 40 conductor edge
connector which is the TRS-80 bus. If the expansion inter-
face is installed, this is connected to it by a short
ribbon cable; otherwise, it is available for connection of
direct connect peripherals. Adjacent to the bus edge card
connector and not within direct view of the operator is
the reset button which will cause the CPU to reinitialize
itself and return to the command mode. The power supply is
contained in a separate sealed module external to the
keyboard which has connections for the 110 AC power line
and a plug with the proper DC voltages to the keyboard.
The keyboard assembly connected to the CRT display and
power supply is all that is necessary to operate the Model
I in its simplest configuration.
3. CRT Monitor
The CRT monitor is a monochrome white on black
cathode ray tube with associated circuitry which displays
16 lines in 64 columns (characters). The signal from the
keyboard to the monitor is direct video from the character
generator within the keyboard unit and is connected by a
21

short cable and multiconductor plug. Power for the monitor
is supplied directly from the AC line by a cord and wall
plug. Besides an on /off control, only two other controls,
one for contrast and the other for brightness level, are
present on the monitor. The monitor resembles a conventional




The expansion interface is the second half of the
Model I system; and, although the keyboard unit and
monitor will operate without it, such a system is limited
in capacity. The enclosure contains the additional 32K of
program RAM, the floppy disk controller, parallel printer
interface, and optional RS-232 interface. It is designed
to be placed immediately behind the keyboard with the CRT
monitor atop it to form a keyboard station of similar
dimension and appearance to single enclosure units.
Immediately opposite the bus connector on the keyboard is
a corresponding connection to the expansion interface
which links the two via a short ribbon cable. On the left
side face are two additional edge connectors, the rearmost
for a parallel standard printer cable; and the foremost,
the extension of the computer bus. On the rear face of the
left side is still another edge connector for the disk
drive cable to the separate and optional four disk drives;
and, in the center, sockets for cassette drives 1 and 2.
22

The socket for drive 1 is in parallel with that on the
keyboard unit and provides a convenient place to connect
both drives; either can be used. Finally, if the optional
RS-232 port is installed, the edge connector protrudes
through the center front face.
The expansion interface is powered by an external
power supply module identical to that of the keyboard
unit. A compartment in the bottom of the expansion
interface is provided to house both power supply modules
thereby reducing the number of discrete components adrift.
Only one control, the on/off button on the front face, is
necessary. Once energized, all control eminates from the
keyboard.
5. Floppy Disk Drive
Up to four 5.25" floppy disk drive units can be
connected to the cable which connects to the rear of the
expansion interface. Drives are numbered through 3. 1,
2, and 3 are identical but drive has additional circuitry,
termination resistors, required for impedance matching of
the transmission line. The disk drive connecting cable
has four in-line connectors along its length for attachment
to the drive units; any number up to four may be connected.
Proper connection of drives is described in Radio Shack,
TRSDOS k Disk BASIC Reference Manual . The floppy diskettes
are loaded through doors in the front of each drive.
Additional software, the DOS, is required to operate a disk
23

system; and it must be present on the diskette in drive
for the system to operate when disks are in use. On power
up, the DOS is written into RAM immediately above the 16K
interpreter. This reduces the amount of RAM available for
program and variable storage, but the increased mass
storage of the disk compensates for this loss. The DOS is
actually a machine language program which manages the disk
space and adds additional commands to the BASIC interpreter.
Its operation is transparent to the user and typically requires
10K of overhead if running BASIC; or 5K, if machine language.
A number of disk drives of different manufacture are avail-
able as are non-OEM DOS ' s for the TRS-30. Their capacities
differ but they operate similarly with the variety of
enhancements as their discriminating factor. The DOS
causes the disk drive to divide the diskette into concentric
tracks typically 35, 40, or SO. "Each track is further
divided into ten sectors of 258 bytes. The sector is the
basic unit of disk space management. Five sectors or half
a track is referred to as a gran. Hardware modifications
can enable increased data density above the 256 bytes per
sector. As an example, an unmodified 40 track system will
typically have the capacity to store slightly less than
100K per drive; the exact amount is dependent upon the
manner in which the information is written to the disk and
the number of files on the disk because a certain amount
of the space on each disk is required by the DOS for
24

housekeeping. Data files may be either random or sequential.
Also, the DOS in drive requires approximately 25% of that
disk's capacity which reduces the storage available on that
drive. There is enough variety in both the disk hardware
and software available that it is not practical to go beyond
the above general description without unwarranted detail.
The user should consult the documentation for the system in
use for specific information.
Proper handling of disks and other magnetic media
is of prime importance if their operation is to be
reliable. Periodic cleaning of disk drive heads, similar
to cleaning of audio recording heads; and a clean, grease,
smoke, dirt, and electromagnetic field free environment is
essential
.
6 . Tape Drives
The TRS-80 is also capable of using standard audio
cassettes for storage of both programs and sequential data
files, but the slow speed of tape storage makes it less
desireable than a disk system. The bare keyboard unit has
provision for one drive; and the expansion interface, a
second. Any high quality audio cassette deck may be used
and the Model I comes equipped with one as standard. The
decks are connected to the computer via supplied cables
with a multi-contact plug on the end to the computer and
miniature phone jacks to the AUX, EXT, and REMOTE plugs on
the tape decks. Operation of the tape decks is straight
25

forward, and the operator must manually set the transport
controls before operation. Since the recorder is an analog
device; and the computer, a digital, there is sensitivity
in the conversion process particularly in regard to the
volume control setting of the tape deck. This is a weak
link in the tape system; some experimentation is often
required to adjust the volume control for proper tape
operation. As with all magnetic media, cleanliness and
proper handling of the tape is of prime importance for
reliability.
7. Line Printer
A variety of serial and parallel interface
printers are available from both the manufacturer and non-
OEM sources. Parallel interface; printers connect to the
previously mentioned slot on the expansion interface and
are directly supported in BASIC. Serial printers are
connected via the RS-232 port and required additional
software drivers. Printers may be dot matrix where the
characters are formed by a series of dots imprinted from a
moving carriage; or impact, where discrete type, similar
to that of a typewriter, creates each character. Many dot
matrix characters support the Model I graphics set. Also,
modified IBM selectric typewriters are available as are
keyboard solenoid arrays which attach to and operate a
standard electric typewriter under TRS-80 control. Printer
26

speeds vary with 80 cps (characters per second) a nominal
speed for dot matrix printers; and 25 to 60 cps, for
impact printers.
8. Other Peripherals
A wide variety of additional peripherals are
available from both the manufacturer and other sources.
These include plotters, fast tape systems, analog to
digital devices, modems, EPROM programmers, speech
synthesizers, voice recognition units, ad infinitum. These
products are regularly advertised in the periodicals
listed in the bibliography and in Radio Shack catalogs.
9. TRS-80/UID System
At the present writing, the TRS-80 installation
available to drive the UID consists of a 16K Model I with
32K expansion interface (total memory = 48K). The keyboard
unit is an early model without numeric keypad, and an
RS-232 port is installed in the expansion interface. One
cassette drive is available for program storage. Disk
drives and a printer were borrowed to validate the soft-
ware for this project and recommendations were made to obtain
this additional hardware. All documentation was assembled
in a loose leaf binder for ready reference and left in the
custody of the Department of Aeronautics laboratory tech-
nicians. Appendix B contains various photographs, diagrams,
and statistics relative to the TRS-80/UID installation.
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B. UNIVERSAL INTERFACE DEVICE
1. General Description
The UID is a collection of circuits housed within
a common enclosure that enable a variety of digital and
analog I/O from the TRS-80. Those selected were done so
after research into the types and characteristics of the
applications that would be encountered within the
Department of Aeronautics. As part of this, the UID was
designed so that its external connectors match those used
by the various transducer setups present on the wind
tunnels and testing machines within the Department. To
maintain compatibility with TRS-80 port notation, all
associated port, switch, jack, and connector designations
-are numbered zero to seven.
The UID enclosure is a standard metal electronics
cabinet measuring 22" x 13" x 15". Within it, all circuits
are mounted on 44 conductor plug boards mating to sockets
mounted within a common card cage. Appendix B contains a
table of slot assignments; component orientation is to the
right facing the front panel. Connections from the plug
board sockets are tied into bundles and run to the front
and back panels attaching with quick disconnect push-on
connectors. The back panel contains a series of multi-
conductor and BNC connectors for convenient connection of
signals. The front panel is divided down the middle with
the left side containing analog circuitry; and the right,
28

digital. On the analog side are controls and connections
for eight A/D (analog to digital) channels, a single D/A
(digital to analog) channel, and a jack and rotary select
switch for single point connection of an external meter to
monitor any channel in positions zero to seven. The meter
jack and selector also provide the output for the D/A
channel in position eight. On the digital side are banana
jacks for connection to an eight bit TTL level input port,
an eight bit TTL level output port, and an eight bit SPDT
(single throw double throw) relay port all under control
of the TRS-80 host. All digital channels are monitored
by panel mounted LED * s (light emitting diodes) which show
the on or off status of each bit. The center section of the
front panel contains ten banana jacks arranged two by five
which connect directly to the last two 5 pin connectors on
the back panel. With these connectors, non-standard hookups
with 5 conductor plugs may be connected directly to the back
panel and then patched to the appropriate circuit with
jumper cables on the front. Likewise, along the bottom
of the front panel are banana jacks which tie to ground,
+/- 15 volts, and +5 volts, the standard voltages used
within the UID. The UID connects to the TRS-80 by means of
a 40 conductor ribbon cable extending from the back panel.
Inside the cabinet, the cable continues to a 40 pin DIP
jumper which plugs into a mating socket on the port decoder
card. Two in-line connectors are also attached to the
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internal cable for attachment of the Interfacer-80 and
Analog 80 which are designed for direct connection to the
TRS-80 bus. The UID power supply is external and
connects via four banana jacks on the back panel. Photo-




a. Analog Input Port
The analog input port consists of an 8 channel
A/D converter, buffer amplifiers, and signal flow and
conditioning controls as described in the following:
(1) Artalog-80 A/D Converter . The heart of the
analog inport port is the Analog-80 A/D converter manu-
factured by the Alpha Products Company, Woodhaven , New
York. This unit is an eight bit resolution, eight channel,
port mapped, voltage measuring device with a range from
zero to five volts in 20 mV increments and directly
connectable to the TRS-80 bus. To adapt it to the UID, it
was mounted on a standard 44 conductor plug board with its
inputs connected to the plug board connectors and its
computer bus ribbon cable and edge connector attached to
the internal lead-in ribbon cable from the TRS-80. The
Analog-80 port address is jumper selectable to ports
to 7; port was selected for the UID application. The
Analog-80 only decodes the three least significant bits of
the port address so that higher addresses containing a
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multiple of the selected port are in conflict and thereby
unuseable. The Analog-80 input is unprotected from signals
outside of its range of measurement which will cause it
catastrophic damage. The Analog-80 receives power from a
regulated 9 volt supply on the buffer amplifier board. The
manufacturer's operating manual for the Analog-80 is
included in the separate documentation binder.
(2) Buffer Amplifier Card . To protect the
Analog-80 from under /over voltage, monopolar L8148 OPAMP
circuits connected for unity gain were placed between the
input signal and the Analog-80 inputs. The OPAMP output
signal follows its input signal as long as the input is
within the range of the power supply but cannot exceed its
supply voltage or drop below ground potential. By
providing an adjustable supply for the OPAMP circuits, it
is thus possible to prevent the OPAMP output from
exceeding the Analog-80 input rating. On the buffer
amplifier card, a trim pot is provided to enable the
adjustment of this power supply. A second power supply
circuit provides +9 volts for operation of the Analog-80
and Interfacer-80; both supplies are powered from the +15
volt external supply.
(3) Input Conditioning Amplifiers . Eight
circuit cards with gain selectable OPAMP conditioning
circuits are included, one for each A/D channel, to
provide for the amplification of small signals to within
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the useful range of the Analog-80. Coarse gain is adjust-
able by a DIP switch located on the amplifier card with
fine g£.in adjustable from precision potentiometers, AMP
RANGE to 7, located on the front panel. A second set
of potentiometers, AMP BIAS to 7, adjust the signal bias
to any level so that an input signal can be conditioned to
fit within the to 5 volt dynamic range of the Analog-80
and thus attain maximum resolution.
The input conditioning cards also contain
circuitry tc drive a diaphram/strain gauge pressure trans-
ducer; each has an isolated and regulated +5 volt supply
for this purpose. The supply and return signals are
connected to the first eight 5 conductor jacks on the back
panel. The conditioning amplifiers receive power from the
+ /- 15 volt external power supply. Conditioning amplifier
circuit board pinout and DIP switch gain code are included
in Appendix B.
(4) Signal Flow . The analog input port was
primarily designed to measure small, millivolt level signals
from strain gauge sensing pressure transducers hence the
inclusion of the input conditioning amplifiers. However,
the capacity to monitor other signals was recognized as
desireable, so the signal flow into the A/D converter was
designed so the user could inject the signal at a point
in the system ahead of the buffer amplifiers. Other
devices, such as an analog computer, can thus be utilized
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to condition analog input signals as well as the option to
not employ signal conditioning at all. Also, recognizing
that other A/D devices could be installed in the U1D in
the future, a DEVICE SELECT rotary switch was included in
each channel. The input to the Analog-80 buffer amplifier
is tied to position 1 of each of the device select
switches; the other unconnected positions are for future
expansion. The common pole of the device select switch is
connected to the corresponding A/D IN banana jack under-
neath the device select switch. At the A/D IN jacks an
input signal may be injected directly into the analog input
port bypassing the internal conditioning amplifiers. Like-
wise, just underneath the A/D IN jacks are the corresponding
AMP OUT jacks which are controlled by the LINE IN switches.
With the appropriate LINE IN switch in the down position,
the AMP OUT jack is connected to the output of its input
conditioning amplifier which is in turn receiving its signal
through its five pin connector and a suitable transducer.
With the LINE IN switch in the up position, the AMP OUT
jack is connected directly to the corresponding BNC connec-
tor, on the back panel. To route the AMP OUT signal to the
A/D converter, a jumper is inserted between the AMP OUT and
A/D IN jacks. This signal flow is illustrated in Appendix B.
b. Analog Output Port
A DAC0801LCN digital to analog converter chip
is used in conjunction with a unity gain OPAMP circuit to
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provide a D/A output port with a nominal range between
zero and five volts in 20 mV increments. The maximum
current output of the D/A output port is 10 mA. Greater
voltages and power levels must be obtained through
external amplification provided by the user. The D/A output
port is mapped to port 2 through the bus decoder card
described in another section. The D/A output is connected
to position 8 of the METER SELECT switch. The D/A output
receives its power from the +/- 15 volt and +5 volt
external power supply and is colocated with the digital
output port. The technical specification sheet for the
DAC0801LCN chip is included in the separate documentation
binder
.
c. Digital Input Port
The digital input port is contained within the
Int erf acer-80 manufactured by the Alpha Products Company,
Woodhaven, New York. It is a TTL level, 8 bit (single
byte), port mapped device that returns a decimal integer
value between and 255 to the host computer based on the
binary weighted value of the signal present in the bit
pattern at its input. It is directly connectable to the
TRS-80 bus. Also contained within the Interfacer-80 is the
relay output port. To adapt the Interf acer-80 to the UID,
it was mounted on a standard 44 conductor plug board with
its inputs connected to the plug board connectors and its
computer bus ribbon cable and edge connector attached to
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the in-line connector on the internal lead-in ribbon cable
to the TRS-80. The Interf acer-80 port address is jumper
selectable to ports through 7; port 1 was selected for
the UID. As with the Analog-80, the Interfacer-80 also
decodes only the three least significant bits of the port
address so that higher addresses containing multiples of
the selected port cannot be used.
The digital input port is connected directly
to banana jacks TTL IN on the front panel, and panel
mounted LED ' s above the jacks display the status of each
bit. The Interfacer-80 is powered by the 9 volt regulated
supply on the buffer amplifier card; its operating manual
is included in the separate documentation hinder,
d. Digital Output Port
A modified version of the circuits contained
in Titus, TRS-80 Interfacing Book 1 were used to construct
a TTL level, 8 bit (single byte), digital output port.
The circuitry is colocated with the D/A output port. The
output is available at banana jacks TTL OUT on the front
panel and LED ' s monitor the status of each bit. The bit
pattern corresponds to the binary weighted value of the
decimal output argument. The digital output port is
mapped to port 3 through the port decoder card. The port
will drive 10 TTL loads (16 mA) and receives power from
the +5 volt external power supply.
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e. Relay Output Port
The relay output port is contained within the
Interfacer-80 previously mentioned and is mapped to port
1. The eight SPDT relays are connected to banana jacks RLY
COM (common), RLY NC (normally closed), and RLY NO
(normally open) on the front panel. Eight other jacks,
LINE IN, are connected to BNC connectors on the back
panel. Panel mounted LED ' s display the status of each
relay. The relay contacts may be connected in any con-
figuration through the connecting jacks; maximum ratings
are recommended not to exceed 25 volts, 500 mA. The
relays are latched according to the binary weighted value
of the output argument. The operating manual for the
Interfacer-80 is included in the separate documentation
binder.
f. Miscellaneous Components
(1) Bus Decoder Card . The analog and digital
output ports require additional interfacing to the TRS-80
bus whereas the Analog-80 and Interfacer-80 have their own
internal decoding. The bus decoder card is provided for
this purpose and is a modified version of the circuits
found in Titus, TRS-80 Interfacing Book 1 which not only
decode the port I/O but buffer the bus from harmful
signals from the interface. The circuit decodes the four
least significant bits of the port /address bus for a total
of sixteen available ports. The Analog-80 and Interfacer-80
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circuits, however, each require two ports, one the designated
port address and one made unuseable because of the three
significant bits used in decoding; therefore, there are a
total of twelve remaining ports available from the bus
decoder. Two are used, one for the analcg output port;
and the other, for the digital output port, with ten
remaining for future expansion. The buffered control
signals from the TRS-80 bus are likewise available on the
bus decoder card. The bus decoder card receives its
power from the external +5 volt supply.
(2) LED Indicator Driver Card . A small circuit
board using 7404 IC drivers is mounted on the reverse side
of the front panel toward the upper center. The LED
indicators are driven by these circuits which serve to
isolate the LED ' s from the TTL level I/O signals. The LED
indicator driver card is powered by the +£ volt external
supply.
(3) Power Supply . An external power supply was
used to avoid duplication of effort, and several were
available within the Department for this use. The power
supply connects to the rear panel via four banana jacks




Implementation of the TRS-80/UID system involves five
phases: software design, hardware setup, power up, signal
calibration, and program execution.
A. SOFTWARE DESIGN
1 . General
All port I/O between the TRS-80 and UID is accomplished
with the two BASIC statements, INP and OUT, with the following
syntax:
10 OUT port , arg
20 A = INP (port)
Statement 10 is an output statement where "port" is the port
address and "arg" the argument sent to the port. Both
"port" and "arg" can be a constant, arithmetic expression,
or variable. The binary weighted value of "arg" is
assigned to the eight bits of "port." Likewise, in state-
ment 20, an input statement, the variable, A, is assigned
the decimal value of the signal present at the eight bits
of "port." Here "port" can also be a constant, arithmetic
expression, or variable. Since the port address and data
are both eight bits in length, the values of "port" and
"arg" must be between and 255 or an error occurs. Like-
wise, "port" and "arg" are dimensionless , integer numbers;
the relationship between the values passed and the parameters
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they represent must be scaled and calibrated by the pro-
grammer. In the TRS-80. the INP and OUT statements may be
executed in both the command and run modes.
2. Analog Input
Analog input is accomplished by executing the
following statements:
10 OUT 0, channel
20 A INP(O)
where "channel" is a constant, arithmetic expression, or
variable with a value between and 7 corresponding to the
desired analog channel to be read. The analog port, as
previously explained, is mapped to port 0; a variable or
arithmetic expression equal to zero could also have been
used in the program statements. In this example, an
integer value between and 255 will be returned in the
variable, A, corresponding to approximately 20 mV of input
voltage per unit of A. A may be converted directly to
volts by multiplying by .20. In the general case, the
variable, A, will represent some other parameter than
voltage; and the scale factor of 20 mV per unit will not
be exact due to any number of analog errors in the
transmission line. The calibration and scaling of analog
input is discussed in a succeeding section.
3. Analog Output
Analog output is accomplished by executing the
following statement:
10 OUT 2 , arg
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where "arg" may be a constant, arithmetic expression, or
variable with a value between and 255. The analog output
port, as previously explained, is mapped to port 2; a
variable or arithmetic expression equal to 2 could also
have been used in the statement. The voltage impressed on
the output port will be approximately 20 mV per unit of
"arg." As with analog input, the correspondence between
the argument value and the output voltage must be
calibrated and scaled as described in a succeeding section.
4. Digital Input
Digital input is accomplished by executing the
following statement:
10 A = INP(l)
The digital input port is mapped to port 1, as previously
explained; an arithmetic expression or variable equal to 1
could also have been used in the program statement. A
decimal integer value will be returned in variable, A,
corresponding to the binary weighted value of the bit
pattern signal present at the TTL In jacks. Thus, for
example, if bit and bit 3 are both above 2.4 volts
(corresponding to a TTL level "1" value) and the others
are at ground potential (corresponding to a TTL level "0"
value) then the value returned in A will be:
A = ((2**0)*1) + ((2**3)*1) = 9.
The signal present at the digital input port could represent
the on/off status of eight binary parameters, a single
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binary encoded value, or some other coded combination of
parameters; but the value returned in A is a single
decimal number. Deciphering the bit status from the
decimal value to decode the input is called masking and is
required whenever the input parameter represents something
other than a single binary encoded value. Masking of
digital information is analagous to the calibration and
scaling of analog information and is treated in greater
detail in a succeeding section.
5 . Digital Output
Digital output is accomplished by executing the
following statement:
10 OUT 3,arg
where "arg" may be a constant, arithmetic expression, or
variable with a value between and 255. As previously
explained, the digital output port is mapped to port 3; an
arithmetic expression or variasle equal to 3 could also
have been used in the program statement. A binary weighted
signal corresponding to the decimal value of "arg" will be
impressed across the TTL OUT jacks and remain until a similar
statement is executed to change it. Thus, as in the pro-
ceeding example, if the value of "arg" is 9 then bit
and bit 3 will be above 2.4 volts (corresponding to a TTL
level "1" value) and the remaining digital output jacks
will be at ground potential (corresponding to a TTL level
"0" value). The masking of digital output information is
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analagous to digital input and is discussed in the afore-
mentioned succeeding section.
6. Relay Output
Relay output is accomplished by executing the
following statement:
10 OUT l,arg
where "arg" may be a constant, arithmetic expression, or
variable with a value between and 255. As previously
explained, the relay output port is mapped to port 1; an
arithmetic expression or variable with the value 1 could
also have been used in the program statement. The action
of the relay output port is identical to that of the
digital output port except that the output manifests
itself at the relay jacks instead of the TTL output. The
relays latch according to the binary weighted value of the
argument passed and remain so until a similar statement is
executed to change them. Thus, as in the two previous
examples, if the value of "arg" is 9, then relays and 3
will close; and the rest, open. Masking is also required.
B. HARDWARE SETUP
The UID may be used to monitor any physical parameter
that can be converted into an analog or digital signal
within the operating range of its various ports. Likewise,
the UID can control any device that will respond to a
properly conditioned analog or digital signal. BASIC is
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suited to steady state applications with time constants on
the order of one second or greater. Higher frequency
applications would be possible using machine language but
is beyond the scope of this investigation. It is the
user's responsibility to ensure that the hardware
connected to the UID fits within the bandwidth of the
system.
Suggested setups for transducer hookup and control
applications are listed in Appendix C. Also, a wind tunnel
evaluation of a two dimensional NACA 66 (215 )-216 wing
section is also included as Appendix H as part of the
validation and testing of the UID. Obviously, the user
must be familiar with the signals under investigation,
their conditioning, and the logging and control algorithms.
Other sections of tnis paper discuss these topics as do
several of the bibliography references.
All hardware connections should be made using good
engineering practices and before any power is applied to
the TRS-80/UID system. Analog connections must be expecially
secure to prevent contact losses. Test runs of the appli-
cation should be made and monitored with conventional
measuring instruments before the TRS-80/UID is energized
to ensure no damaging signals will be applied to the UID.
C. POWER UP
The integrated circuitry within the TRS-80 and UID is
susceptible to permanent damage from surges in the lines
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between components. Inadvertent application of a supply or
unusually high signal voltage to the computer bus could
have catastrophic results. Likewise, the initial values at
the output ports are indeterminate at power up. Devices
controlled by the UID could be overdriven by erroneous
input signals if energized when power is applied to the
TRS-80/UID system. For these reasons, a simple but precise
power up procedure is recommended as follows:
1. Make all physical and electrical connections prior
to energizing any equipment. Test the set-up to
ensure the input signals are safe for the UID.
2. Energize all input devices to the UID.
3. Energize the UID.
4. Energize all TRS-80 peripherals (printer, disk
drives, expansion interface, monitor, etc.*); a
multi-plug AC bus strip is recommended.
5. Energize the TRS-80 keyboard unit.
6. Assign the desired initial values to the digital
and analog ports from the keyboard in the command
mode
.
7. Energize all devices controlled by the UID.
8. Calibrate and scale parameters as required.
9. Load and execute the application program.
10. Power down in reverse order.
D. SIGNAL CONDITIONING
Signal conditioning is the amplification/attenuation
and biasing of both input and output signals to levels
acceptable to the UID and the devices under its control.
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While the analog input port is protected from
signals not within its operating range, such signals will
be meaningless if accepted as valid data. Likewise, if
the dynamic range of the input signal is not of the same
order as that of the A/D port, 5 volts, resolution in the
A/D process is lost. For these reasons, it is necessary
to condition an analog signal.
For analog signals processed through one of the
internal conditioning amplifiers, the sensing transducer
should be excited to a level slightly less than the
expected minimum signal of the application run. This may
have to be determined by experimentation. The voltage
output from the amplifier is measured and recorded at the
AMP OUT jack with a suitable voltmeter. Next the transducer
is excited to a level just slightly higher than the maximum
expected and this voltage also noted. Then, with the
transducer still excited at the higher level, the corres-
ponding AMP RANGE potentiometer is adjusted so the difference
between the minimum previously measured and the maximum
is within the linear range taken from the channel calibra-
tion plots in Appendix G. The transducer is then excited
to the former minimum level and the corresponding AMP BIAS
potentiometer is adjusted until the signal present at the
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AMP OUT jack is slightly above the lower boundary of
the linear region. The transducer should be checked again
at the higher level and the process repeated until the
signals present at the minimum and maximum excitation
are within the linear range of the channel. The precise
values are not critical as they will be calibrated with
software, but it is important that the input signal span
the linear range of the A/D channel for maximum resolution.
Signals not processed through the internal ampli-
fiers should be conditioned with external circuitry in a
similar manner if not within the range and bias previously
mentioned. The user may decide to accept a lesser resolu-
tion if the application can tolerate such a condition.
An analog computer is a convenient device for external
conditioning; Peterson, Basic Analog Computation describes
the setup and operation of analog computers that are
available within the Department.
2 . Analog Output Conditioning
The analog output is capable to supplying 10 mA at
five volts and is intended to operate as a dry (low power
consumption) control voltage source. An analog computer
may be used to condition the analog output signal which
may then be amplified by a power amplifier if necessary.
Peterson, Basic Analog Computation describes the setup and
operation of analog computer available within the Department
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3. Digital Input Conditioning
The TTL logic family is directly cascadable, noise
immune, relatively fast (20 MHz typical), and monopolar
[Ref. 7] in operation. The high or one state is represented
by a signal of 2.4 volts or higher (3.3 typical); and the
low or zero state, .8 volts or lower. A +5 volt power supply
is standard. Not explicit in the above description is the
tendency of TTL connections to "float" or assume the "on"
state when left unconnected. This characteristic makes
it convenient for the digital input port to monitor mech-
anical switch contacts because no external excitation
voltage is required. With the opposite pole of the
contact returned to ground, an open contact represents a
high or "1 ' state; and a closed, a low or "0" state.
Such a scheme can be used with the digital input port as
can direct connection of other TTL devices. Other logic
families may require buffering. Lancaster, TTL Cookbook




TTL devices will source or sink up to 16 mA; that
is, the output will supply 16 mA in its on state to an
external load returned to ground or will return 16 mA to
ground in its off state from an external load supplied
from the power source. Thus, from a 5 volt supply, the
impedance of any TTL load should not be less than 312
ohms. Many common devices such as LED ' s (with limiting
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resistor), small incandescent lamps, and low pov/er relays
fall in this category and can thus be driven directly from
a TTL output. Loads requiring higher output can often be
driven by transister amplifiers as the TTL level output
is also within the range of the typical input signal to a
common emitter amplifier. Finally, the TTL level output of
the digital output port can directly drive up to ten TTL
inputs.
5. Relay Output Conditioning
The output relay contacts of the UID are completely
isolated from the internal computer circuitry and can thus
be connected in any relay application subject to the
limitations listed below. The relays are physically
located within the Interf acer-80 enclosure with the ccntacts
rated at 120 volts, 2 amps. The manufacturer, however,
does not recommend voltages higher than 25 volts due to the
inherent danger of such levels and the potential for
catostrophic circuit failure should inadvertent contact
be made between a high voltage line and the computer
circuitry. The author further recommends limiting the
contact amperage to less than 500 mA due to the thin
gauge connections between the Interf acer-80 output terminals
and the relay output jacks on the front panel. Switching
of larger loads can be done through an isolation relay




Successful program execution is the obviously desired
end result of all the above preparations. Proper inter-
facing and correctly designed software are required, or the
old adage of garbage in/garbage out will apply. Therefore,
a calibration routine allowing the user to pause in the
execution of the program to calibrate and examine the
initial response of the TRS-80/UID is always recommended.
Accurate calibration will ensure accurate data and control.
Likewise, any program should be validated by testing its
performance against known results.
Loading and execution of a TRS-80 program is straight
forward from the previously cited reference manuals.
At the appropriate step in the power up procedure, the
program is loaded from tape, disk, or keyboard and execu-
tion begun by typing RUN <enter> from the keyboard.
Errors may be encountered during program execution
especially from new and untested programs. The user must
be aware of the progress of the program and prepared to
abort it if problems occur. The first source of error
comes from without the system in the form of transducer
malfunction or signals exceeding the calibrated range.
Parallel monitoring of the input signals with a suitable
voltmeter is recommended. The second source of error comes
from within the program itself. The most typical are typo-
graphical errors in program or data entry, syntax errors
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in BASIC usage, mismatch of variables, exceeding the range
of a variable, or exceeding the capacity of available
memory. The BASIC interpreter contains error handling
routines which halt program execution in this case and
inform the user of the type of error and the line number
in which it occurred. BASIC can also be programmed to in-
ternally handle errors or ignore them completely, although
this can often be a greater source of program bugs then
the error itself. Editing of the program to correct the
error is the remedy. The last and an often hidden source
of error is incorrect application of the algorithms within
the program such that the program executes but does not
do what it is supposed to do. Validation of tie program
against known results is the best source of insurance
against this type of problem.
The end result for the TRS-80/UID user will be the
successful execution of an applications prograrr, . The
release from the tedium of manual data collection will
allow a more thorough evaluation of the data; and automatic
control, greater creativity in the application.
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IV. BASIC APPLICATION PROGRAMS
A. GENERAL
Well written software will maximize the interactive
capabilities of the TRS-80/UID system and be easier to
debug and enhance. A structured, modular approach will
result in such programs and has been used in the examples
and application programs presented in this section. BASIC
is FORTRAN-like in its syntax and, since FORTRAN is a
language with which the UID user is likely to be familiar,
comparisons between the two have been made. The following
sections describe the characteristics of BASIC and present
the application software.
B. CHARACTERISTICS OF BASIC
BASIC is an acronym for Beginners All-Purpose Symbolic
Instruction Code which was developed at Dartmouth College.
As the name implies, it is less formidable than FORTRAN
but lacks some its capabilities while adding a few that
FORTRAN does not have. In most microcomputers of current
design, and the TRS-80 is no exception, BASIC is inter-
preted rather than compiled. It is still an evolving
language with no recognized standard as yet, but its wide
acceptance has caused efforts to be made in that direction
[Ref. 8]. BASIC'S used in microcomputers of different
manufacture thus tend to differ slightly in syntax and
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minor adaptation is usually required to transport programs
from one to the other. The main strength of BASIC is that
it is relatively easy to learn and use yet sophisticated
enough for serious application. It's weakness lies in its
interpretive nature which means that it is relatively slow
in execution. What is slow to the computer, however, is
often imperceptible to the human senses; and this is often
the case. The controversy over BASIC as an acceptable
language for sophisticated application rages on and is
beyond the scope of this paper. Suffice to say that BASIC
is certainly an appropriate medium for the steady state
applications of the UID.
BASIC assignment statements, arithmetic expressions,
and functions will be recognizeable to the FORTRAN
programmer. BASIC supports single ?.nd double precision
real variables (6 and 14 decimal places) and integer
variables but does not support complex variables. These,
however, can be synthesized if required. Alphanumeric
variables, called string variables, are supported in BASIC
where they are not in FORTRAN. The string variable makes
possible many applications such as word processing and
facilitates interactive English-like communication between
the user at the keyboard and the program output on the CRT
monitor. Logical and a special set of string operations in
BASIC are supported where they are not found in FORTRAN.
BASIC supports multi-dimension arrays in all variable
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types. BASIC variable labels are two significant characters
in length as opposed to the six of FORTRAN and are all
global; this can be a minor inconvenience as the selection
of label combinations that mnemonically resemble the
parameter name are reduced. Thus, the programmer must be
careful not to use the same label for a different parameter
in another part of the program. Conditional and uncondi-
tional transfer statements, IF and GOTO, are also similar
to FORTRAN; but the PRINT and INPUT statements replace
the WRITE and READ statements of FORTRAN and offer a simpler
and wider variety of syntax. Unlike FORTRAN, all BASIC
statements must be numbered as the BASIC interpreter uses
the line number to locate the program code during execution.
BASIC programs are stored as condensed text files in memory
above the BASIC interpreter; during execution, the interpreter
deciphers each statement as it is encountered and executes
a block of its own machine code based on the evaluation of
the BASIC statement.
The user is advised to read and gain comprehension of
Radio Shack, Level II Reference Manual and Radio Shack,
TRSDOS k Disk BASIC Reference Manual for detailed informa-
tion on the Level II BASIC used in the TRS-80. Both manuals
are comprehensive and contain numerous examples illustrating
the use of the language. Other references listed in the






Structured programming is characterized by easy to
follow, step by step program flow with transfer out of the
physical statement order not allowed except within defined
constructs. Several such constructs are recognized as
standard and represent natural steps in decision making
and iteration. Examples are: IF-THEN, DO FOR, CASE OF, and
others further developed in Appendix D. A group of program
statements arranged within these constructs and designed
to accomplish a specific purpose is called an algorithm.
Program flow enters at the top of the algorithm and exits
at the bottom; and, thus, complex, program operations may
be grouped into algorithms and visualized as discrete
modules, a much more manageable method of organizing the
program. One construct, the subroutine CALL, causes the
program to execute an algorithm located elsewhere within
the program and return to the CALLing point when finished;
thus transfer of program control in structured programs is
not lost, it is just more orderly. Together with internal
documentation in the form of REMARK statements, structured
programming greatly simplifies the programming task and
allows easier debugging and enhancement. All application
programs written for the UID have been done so using
structured techniques. Graham, Introduction to Computer
Science treats the subject of structured programming at




The Level II BASIC used in the TRS-80 is not a
structured language per se ; its various conditional and
absolute transfer statements allow the programmer complete
freedom in program flow control. However, the structured
constructs can be synthesized using combinations of BASIC
statements and these translations also appear within the
examples of Appendix D. These can be used to build
algorithms which obey the logic of the given construct
even where there is no BASIC statement that directly
applies. Likewise, the indentation of nested constructs in
the program listing is a common practice that facilitates
readability of the listing but is not an inherent function
of Level II BASIC. The program LIST/BAS, Appendix E, has
been written to list structured BASIC programs following
the indentation conventions and also limits one construct
to a page. The program is internally documented and will
prompt the user as to its use; it will list to a line
printer in structured format any program that has been
written following the translations in Appendix D and has
been used to supply the listings for the applications
software for the UID.
There are, however, two disadvantages to using the
above described format with the TRS-80. The first stems
from the fact that the added non-executing REMARK state-
ments occupy real memory space which may cause a conflict
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in larger programs; any memory byte occupied by a REMARK
cannot be used by executing statements or for variable
storage. The problem typically becomes acute when large
amounts of data must be stored internally in arrays. The
solution is to remove the REMARK statements or subdivide
the data into smaller modules, often inconvenient. The
second disadvantage stems from the manner in which the
BASIC interpreter executes transfer statements. Although
in theory the structured approach does not use transfer
statements, the translation does in synthesizing them; an
examination of Appendix D will show this to be evident.
When BASIC executes a transfer to a specified line number,
the interpreter must search the program text file for it
,
beginning at the top of the program, because the line
numbers are not absolute memory addresses but merely labels
of significance only within the program. The label search
can occupy perceptible periods of time particularly if the
program is long, the label located towards the end of the
program, and the transfer executed frequently. The result
is a program that executes slowly. The remedy is to
place frequently called constructs toward the top of the
program.
The user is in no way required to use structured methods
with the UID, and at times a judicious combination of struc-
tured and non-structured techniques may be optimum. These
topics were presented because the application software was
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written using them and the user may find the frequently
encountered logical patterns of the structured technique
of value in BASIC programming efforts. With imagination,
the structured approach may be used to produce well docu-
mented BASIC programs that execute in reasonable amounts
of time.
D. CALIBRATION, SCALING, AND MASKING
1. General
The values passed between the UID and the TRS-80
with the INP and OUT statements are dimensionless integer
numbers which require interpretation to be of any value to
the program. For example, an A/D input channel with 2.0
volts across it would return approximately the integer
value 100 to the program. This corresponds to the 20 mV
resolution of the A/D converter and is said to be only
approximate because the gain of the buffer amplifier may
not be exactly unity and other analog losses may be
present. The important thing is that the relationship be
linear; determining the scaling factor is the process of
calibration. Thus, this value of 100 is at first meaning-
less in terms of the 2.0 volts that it represents; but if
it is multiplied by .02, the estimated scale, the result is
2.0, the measured value. An analogous process exists
for digital information where a byte may represent a single
binary weighted value, multiple values encoded by some
scheme, or the binary status of up to eight discrete
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parameters. Deciphering and setting the bit pattern to
evaluate or send digital information is called masking.
The two following sections develop calibration, scaling,
and masking for practical application to the UID.
2 . Analog Calibration and Scaling
The A/D process, as previously explained, returns
a dimensionless integer value to the computer based on a
to be determined scale factor of so many volts per unit of
the integer. There may also be present an offset error
voltage wherein zero potential across the input channel
returns a small but non-zero value to the computer. If the
A/D process is assumed to be approximately linear, then
these two scaling parameters can be represented by the
familiar linear equ&.tion:
Y = M*X + B
where Y is the measured voltage in volts; M, the unknown
scale factor in volts per unit of X; X, the dimensionless
value returned by the A/D conversion; and B, the unknown
offset error in volts. If two samples of X and Y are taken
at opposite ends of the dynamic range, the result is two
equations in two unknowns which can be solved for M and B.
Thereafter, Y can be calculated from any value of X.
Likewise, if the measured parameter has units other than
volts, then stating the calibration samplings of Y in
those units will result in values of M and B that give Y
relative to X in that desired unit. The actual gains and
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losses in the transmission path between the analog
parameter and the A/D converter need never be known as
long as the relationship is linear. Operating the A/D
converter in the center of its dynamic range will
typically give performance that approaches linearity.
Likewise, D/A output is essentially the same except the
scaling and calibration process is reversed with X as the
dependent variable. Specific calibration and scaling
algorithms are included in the subroutine library of
Appendix F.
3. Digital Masking
If the parameter monitored by a digital port
represents a single valued binary weighted bit pattern,
then the decimal value sent or returned by the program
corresponds directly to the bit pattern; otherwise,
masking to decipher the encoded information is required.
As an example, two other common encodings which are often
encountered are BCD (binary coded decimal) and discrete
binary
.
BCD requires four bits to represent the ten decimal
digits; four bits can represent sixteen values, but BCD
only uses the first ten. The least significant bit corres-
ponds to two to the zeroeth power; the next, two to the
first; and so on. The combination of the four bits can
thus represent to 9, and multiple bit combinations can
represent multi-digit decimal numbers. Thus, a single byte
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with eight bits can represent two decimal numbers with
values from to 9 or a single decimal number with values
from to 99.
Discrete binary corresponds to eight separate
parameters represented by on/off or yes/no states. There
is no weight to the bit pattern since each parameter is
separate from the other. Combinations of BCD and discrete
binary can also be encoded on a single byte as long as the
number of bits required does not exceed the eight
available in the byte. Numbers may also be represented in
other than BCD format; Hexadecimal (base 16) and Octal
(base 8) are two additional examples.
Digital masking in BASIC is directly supported
with the AND a.id NOT operators. If X is the decimal number
to be masked and Y the bit position to be determined, then
execution of the following statement will return a zero or
one in B corresponding to the off/on state of bit Y:
10 B = (X AND 2**Y)/2**Y
The statement may also be inverted to solve for the value
of X that will set bit Y.
The NOT operator returns the complement of the
argument and is useful in inverting logic. Whereas the
previous example returned a value of one when bit Y was
one, the following returns a zero if one and vice versa:
B = N0T((X AND 2**Y)/2**Y)
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Since binary inputs may represent the complement of the
desired parameter; the NOT statement is useful for inverting
such logic
.
Masking algorithms are also included in the sub-
routine library, Appendix F, for the various examples of
this section.
E. SUBROUTINE LIBRARY
A subroutine library has been composed and included as
Appendix F. These subroutines are designed to be integrated
into any driving program to accomplish their stated opera-
tions many of which have been described throughout the
text. They include analog and digital I/O through the
UID, calibration and scaling of analog information,
masking and coding of digital information, delay loops,
and a menu driver for interactive programs, and others.
The subroutines are written in structured format and use
mutually exclusive line numbers; they may be merged into
any program as long as the host program line numbers do
not conflict with those of the subroutines. A subroutine
is called by assigning its input parameters, if required,
and executing a GOSUB statement to the appropriate line
number. In general, variable labels beginning with the
letter V have been used for passing parameters to and from
subroutines; and labels beginning with T, for internal
calculations. Use of variable labels beginning with
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letters other than these two in the host program will avoid
inadvertent variable conflict and the hard to find error of
having the same label representing two parameters. Each
subroutine listing is internally documented with REMARK
statements explaining any information necessary for its
execution; the REMARK statements may be omitted in an




. TESTING AND VALIDATION
Each circuit of the UID was tested for proper operation
and the results included within Appendix G. To demonstrate
the TRS-80/UID in practical operation, the system was
connected to the 32" x 45" academic wind tunnel in Halligan
Hall and used to evaluate a NACA 66(215)-216 two dimensional
wing section. The results are included as Appendix H.
A. TESTING
Testing of the UID circuits involved separate techniques
for the analog and digital circuits. For the digital, the
operation of each bit could be observed from the LED
indicators mounted on the front panel; and each of the
three circuits responded by setting the correct bit pattern
for the entire range of 8 bit I/O possible. A truth table
for the digital circuits is included in Appendix G. For
the analog circuits, the analog output was first excited
through the entire argument range of to 255 and the
resulting output voltage measured, tabulated, and plotted.
The calibrated analog output was then used to drive each
analog input channel and the corresponding results tabulated
and plotted for each channel. These tables and calibration




The TRS-80/UID was used to investigate the NACA
66(215)-216 wing section in the following manner. The test
wing section with 36 predrilled pressure taps distributed
over its surface was mounted in the wind tunnel and the
port taps connected to the tunnel mounted scanivalve/pressure
transducer and the tunnel manometer array. The relay
output port was used to drive the scanivalve controller;
and the digital input port , to monitor the BCD encoded
scanivalve address. An EAI TR-20 analog computer was used
"o condition the output from the pressure transducer whose
output was applied to channel of the analog input port.
A driving program which included the chord/camber /pressure
tap coordinates of the test section in internal statements
was composed to first calibrate the UID to the pressure
transducer and then record the pressure field around the
test section by stepping the scanivalve through its ports.
Coincident with the TRS-80/UID run, a photograph of the
manometer array was taken and the same pressure field
tabulated manually. The entire report is included in







RESULTS AND CONCLUSION S
The TRS-80/UID has been described and demonstrated in
practical application in the previous sections for steady
state data logging and low frequency control applications.
Included are calibration curves for the analog circuits
and truth tables for the digital as well as. a demonstra-
tion of a practical application with the wind tunnel
evaluation. The analog calibration curves show linear
behavior and the manual and UID tunnel observations agreed
within one percent. The TRS-80/UID is considered validated
for the above use.
The system is capable of expansion, and ten additional
port addresses are easily accessible from the bus decoder
card. Of particular utility would be a multi-byte resolu-
tion A/D channel for greater accuracy in the analog input
port which the author had hoped to implement but regrets
that time constraints forced him to a,bandon. Likewise,
high frequency data logging is also a possibility with the
use of machine language programs, and that capability
remains to be investigated. The applications are only
limited by the imagination.
The TRS-80/UID project has been a true challenge. In
building it, the author hopes to have provided a powerful
and useful test instrument for the Department of Aeronautics
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and also has realized a large amount of personal satisfaction
in working with the equipment and expounding ideas of keen
interest. As demonstrated, the microprocessor is revolu-
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Pin No. Mnemonic Nomenclature Function
1 All address bus bit 11
2 A12 address bus bit 12
3 A13 address bus bit 13
4 A14 address bus bit 14
5 A15 address bus bit 15
6 CLOCK clock system timing
7 D4 data bus bit 4
8 D3 data bus bit 3
9 D5 data bus bit 5
10 D6 data bus bit 6
11 +5V +5 volts power supply
12 D2 data bus bit 2
13 D7 data bus bit 7
14 DO data bus bit
15 Dl data bus bit 1
16 INT* interrupt CPU control
17 NMI* non-maskable interupt CPU control
18 HALT* halt CPU control
19 MREQ* memory r•equest system control
20 IORQ* input /output request system control
21 RD* memory read system control
22 WR* memory write system control
23 BUSAK* bus acknowledge bus control
24 WAIT* wait CPU control
25 BUSRQ* bus request bus control
26 RESET* reset CPU control
27 Ml* memory cycle one system control
28 RFSH* refresh system control
29 GND ground signal reference
30 AO address bus bit
31 Al address bus bit 1
32 A2 address bus bit 2
33 A3 address bus bit 3
34 A4 address bus bit 4
35 A5 address bus bit 5
36 A6 address bus bit 6
37 A7 address bus bit 7
38 A8 address bus bit 8
39 A9 address bus bit 9
40 A10 address bus bit 10
Reference>: Ciarcia, Build Your Own Z80 Computer
68

TRS-80 Model I Microcomputer
Bus Pinout
Pin No Mnemonic Nomenclature Junction
1 RAS* row address strobe memory refresh
2 SYSRES* system reset system control
3 CAS* column address strobe memory refress
4 A10 address bus bit 10
5 A12 address bus bit 12
6 A13 address bus bit 13
7 A15 address bus bit 15
8 GND ground signal reference
9 All address bus bit 11
10 A14 address bus bit 14
11 A18 address bus bit 18
12 OUT* peripheral write system control
13 WR* memory write memorj' control
14 INTAK* interupt acknowledge system control
15 RD* memory read memory control
16 MUX multiplexor control memory control
17 A9 address bus bit 9
18 D4 data bus bit 4
19 'in* peripheral read systerr control
20 D7 data bus bit 7
21 INT* interupt input system control
22 Dl data bus bit 1
23 TEST* test system testing
24 D6 data bus bit 6
25 A0 address bus bit
26 D3 data bus bit 3
27 Al address bus bit 1
28 D5 data bus bit 5
29 GND ground signal reference
30 DO data bus bit
31 A4 address bus bit 4
32 D2 data bus bit 2
33 WAIT* processor wait memory control
34 A3 address bus bit 3
35 A5 address bus bit 5
36 A7 address bus bit 7
37 GND ground signal reference
38 A6 address bus bit 6
39 +5V +5 volts power supply
40 A2 address bus bit 2
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Circuit Card Slot Index
Slot Assignment
1 analog conditioning amplifier channel
2 analog conditioning amplifier channel 1
3 analog conditioning amplifier channel 2
4 analog conditioning amplifier channel 3
5 analog conditioning amplifier channel 4
6 analog conditioning amplifier channel 5
7 analog conditioning amplifier channel*
6
8 analog conditioning amplifier channel 7











TRS-80 Port Map of Components
Port Assignment
.
A/D input port (Analog-80)
1 D/D input and relay output port ( Interfacer-80
)
2 analog output port





8 not used (bus conflict with Analog-80)



















6-F. AMP BIAS (wiper + high)
7-H. AMP BIAS (low)






-P. AMP RANGE (wiper)
14-R. AMP RANGE (gnd)
15-S. +5V (transducer excitation)
16




































































6. RLY COM 7
7. RLY NO 7
8. RLY NC 7
9. RLY COM 6
10. RLY NO 6
11. RLY NC 6
12. RLY COM 5
13. RLY NO 5
14. TTL INP 7
15. TTL INP 6
16. TTL INP 5
17. TTL INP 4
18. TTL INP 3
19. TTL INP 2




B. RLY COM 5
C. RLY COM 4
D. RLY NO 4









R. RLY NC 3
S. RLY NO 3
T. RLY COM 3
U. RLY NC 2
V. RLY NO 2
W. RLY COM 2
X. RLY NC 1





















































































































T. PORTSEL* 3 (D/D output)
U.
































The following pages contain illustrations for re-




4. A/D channel external signal conditioning
80






















































-i » TTL OUT
HIGH STATE = LOAD ENERGIZED
-» TTL OUT
LOW STATE = LOAD ENERGIZED
I < 16 mA







CONTACT OPEN = HIGH STATE
CONTACT CLOSED = LOW STATE

















The following pages describe the logical constructs
of structured programming and list skeletal methods for
implementing them in BASIC. They are:
1. IF-THEN-ELSE (conditional execution)
2. DO FOR (unconditional iteration)
3. DO UNTIL (conditional iteration)
4. DO WHILE (conditional iteration)
5. CASE OF (conditional execution)
6. LOOP UNTIL (conditional iteration)





Executes the succeeding statement (s) if the given
condition is true. Optional multiple conditions and default
ELSE. The first set of statements whose condition is true
are executed (or the ELSE statements) and none others.
Structured Abstraction
IF (condition 1) THEN
(program statements)
ELSE IF (condition 2) THEN
(program statements)
ELSE IF






100 'If (condition 1) THEN
102 IF (N0T( condition 1))THEN 110
(program statements)
109 GOTO 199
110 'ELSE IF (condition 2) THEN




1NO 'ELSE IF (condition n) THEN








DO FOR (index) = (pi) TO (p2) STEP (p3)
Executes the statements within the construct a given
number of times determined by setting the index to para-
meter 1 and incrementing (decrementing) it by parameter 3
for each iteration until ABS( index) >= ABS(parameter 2).
Index may be used on right, but not left, side of an
assignment statement within the construct. Index may be a
real or integer simple variable (no arrays); parameters
may be real/integer simple or array variable, arithmetic
expression, or constant. STEP (parameter 3) is optional;
'1' is default.
Structured Abstraction




100 'DO FOR (index) = (param 1) TO (param 2) STEP (param 3)







Executes the statements within the construct until
the condition is true. Executes at least once even if
condition is initially false. Assignment statement within









100 'DO UNTIL (condition)
(program statements)







Executes the statements within the construct while
the condition is true; skips the construct altogether
if condition is initially false. Assignment statement









100 'DO WHILE (condition)
102 (IF(NOT(condition))THEN 199
(program statements)






CASE OF (index) = 1 TO (constant)
Executes the index' th set of statements within the
construct or optional ELSE default. Index must be integer
variable and constant be integer greater than ' 1*.
Structured Abstraction













100 'CASE OF (index) = 1 TO (constant)
102 IF (index) < 1 OR (index) > (constant) THEN 190

















Executes the statements within the construct until
condition is true. Exits the loop immediately upon a
true evaluation of condition (unlike the DO constructs which
exit at the bottom). Assignment statement within loop must












1XX (condition) <= TRUE
(program statements)






CALL ( s ubrout i ne
)
Transfers program control to subroutine and resumes











100 'ALG MAIN PROGRAM
(program statements)




1ZZ (returning parameters) <= (parameters)
(program statements)
198 END
199 'END MAIN PROGRAM
200 'SBR (subroutine)
202 (local parameters) <= (calling parameters)
(program statements)
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The following pages contain the digital truth tables,
calibration tables for the D/A and A/D ports, and associated
plots of these data.
In the D/A tables, the output port is represented in
the first two columns labeled ARG and VOLTS. The remaining
eight columns are not used. AB:G is the non-dimensional
integer argument sent to the D/A output port and VOLTS is
the resulting analog output voltage in volts at the METER
SELECT jack position 8 measured to four places with a
digital volt meter.
In the A/D tables, the D/A output port was used to
drive each of the A/D input channels through an external
conditioning amplifier biased to sweep through the range
of the channels. ARG is the non-dimensional integer
argument to the D/A port, the VOLTS column is the
amplified input to the A/D channels in volts, and the CH
to CH 7 columns are the returned non-dimensional integer
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UID A/D Sc D/A CALIBRATION TABLE
ARG VOLTS CHO CH 1 CH 2 CH 3 CH 4
D/A OUTPUT PORT



















































UID A/D & D/A CALIBRATION TABLE


















63 1. 160 Q
64 1. 193
65 1.212





























UID A/D & D/A CALIBRATION TABLE


















































UID A/D %c D/A CALIBRATION TABLE





































































































































































































UID A/D & D/A CALIBRATION TABLE


















































UID A/D Sc D/A CALIBRATION TABLE






























UID A/D & D/A CALIBRATION TABLE A/D INPUT PORT
ARG VOLTS CH CH 1 CH 2 CH 3 CH 4 CH 5 CH 6 CH 7
0.023 7 1 1 1 2 1 1 t
1 0.043 2 2 2 2 2 2 *l 41
2 0.064 3 3 3 3 3 3 n<- 2
3 0.084 4 4 4 4 4 4 3 3
4 0. 101 5 6 5 5 5 5 4 4
5 0. 121 6 6 5 6 6 6 5 5
6 0. 142 7 7 7 7 7 7 6 6
7 0. 162 8 3 8 3 8 3 / 7
8 0. 182 9 9 9 9 9 9 8 ,3
9 0.202 10 10 10 10 10 10 9 9
10 0.223 11 12 11 11 11 11 10 10
11 0.243 12 12 12 12 12 12 11 ii
12 0.261 13 13 13 13 13 13 12 12
13 0.281 14 14 14 14 14 14 13 14
14 0.302 15 15 15 15 15 15 14 14
15 0.322 16 16 16 16 16 16 15 15
16 0.324 16 16 16 16 16 16 15 15
17 0.345 17 17 17 17 17 17 16 16
18 0.365 13 19 18 13 18 13 17 17
19 0.386 19 20 19 19 19 19 18 IS
20 0.402 20 20 20 20 20 20 19 19
21 0.423 21 21 21 21 21 21 20 20
22 0.443 22 22 22 22 22 22 21 21
23 0.464 23 24 23 23 23 23 22
24 0.484 24 24 24 24 24 24 23 23
25 0.504 25 25 25 25 25 25 24 24
26 0.525 26 27 26 26 26 26 25 26
27 0.545 27 27 27 27 27 27 26 26
28 0.562 28 28 28 28 28 23 27 27
29 0.582 29 29 29 29 29 29 28 23
30 0.603 30 30 30 30 30 30 29 29
31 0.623 31 31 31 31 31 31 30 30
32 0.656 33 34 33 33 33 33 32
33 0.676 34 34 34 33 34 34 33 34
34 0.696 35 35 35 35 35 35 34 34
35 0.717 36 36 36 36 36 36 35 35
36 0.734 37 37 36 36 36 37 36 36
37 0.754 38 38 37 37 33 38 37 37
38 0.775 38 39 38 38 38 39 38 38
39 0.795 40 40 40 40 40 40 39 39
40 0.815 41 41 41 40 40 41 40 40
41 0.835 42 42 42 41 42 42 41 41
42 0.856 43 43 43 43 43 43 42 42
43 0.377 44 44 44 44 44 44 44 43
44 0.893 45 45 45 44 45 45 44 44




UID A/D 8c D/A CALIBRATION TABLE
AR8 VOLTS CH O CH 1 CH 2 CH 3 CH 4 CH 5 CH 6 CH 7
46 <).933 47 47 47 47 46 47 46 46
47 (>„955 48 48 48 48 48 48 47 47
49 <>.957 48 48 48 48 48 48 47 47
49 (>.977 49 49 49 49 49 49 48 48
50 <>.998 50 50 50 50 50 50 49 49
51 3 .018 51 52 51 51 51 51 50 50
52 3 . , 035 52 52 51 51 52 52 51 51
53 3L.C55 53 53 52 53 52 53 52 52
54 i . . 076 54 54 53 54 53 54 53 53
55 JL.0^7 55 55 54 55 54 55 54 54
56 1L. 116 56 56 56 56 56 56 55 55
57 3L. 137 57 57 57 57 57 57 56 56
58 3 . . 157 58 58 57 58 58 58 57 57
59 1L. 178 59 59 59 59 59 59 58 58
60 3L. 195 60 60 59 59 59 60 59 59
61 1..215 61 61 60 60 60 61 60 60
62 3 1 . 236 62 62 61 61 61 62 61 61
63 3 63 63 62 62 62 63 62 62
64 1..292 65 65 65 65 65 65 64 64
65 J .313 66 66 66 66 66 66 65 65
66 3 i . 333 66 67 67 67 67 67 66 66
67 3 , , 354 68 68 68 63 68 63 67 67
63 5 .370 69 69 69 68 69 69 68 68
69 3..391 70 70 69 70 70 70 69 69
70 31.411 71 71 71 71 71 71 70 70
/ i> J..432 72 72 72 72 72 72 71 71
72 3..452 73 73 73 73 73 73 72 72
73 1 1 . 472 74 74 74 74 73 74 73 73
74 1 ,493 75 75 75 75 75 75 74 74
75 J..513 76 76 76 76 76 76 75 75
76 J . . 530 77 77 76 77 76 77 76 76
77 3..550 78 78 78 78 78 78 77 77
78 J.,571 79 79 79 79 79 79 78 73
79 3..59:1 30 80 80 80 80 80 79 79
80 3..593 30 80 80 80 30 80 79 79
81 3[.614 81 81 81 81 31 81 SO 30
32 1..634 32 82 32 82 82 32 82 81
83 1L.655 83 83 83 83 33 83 82 82
84 3l.672 84 84 84 84 83 84 33 83
35 31.692 85 85 85 85 85 85 84 84
36 3..712 86 86 86 86 85 36 85 35
87 31.733 87 87 87 87 87 37 86 36
88 3..753 88 88 88 38 88 38 87 87
89 1L.777 S9 89 89 89 89 89 88 S3
90 3..794 90 90 90 90 90 90 90 S9




UID A/D & D/A CALIBRATION TABLE
ARG VOLTS CH CH 1 CH 2 CH 3 CH 4 CH 5 CX 6 CH 7
92 1.831 92 92 92 92 92 92 91 91
93 1.852 93 93 93 93 92 93 92 92
94 1.872 94 94 94 94 94 94 93 93
95 1.892 95 95 95 95 95 95 94 94
96 1.924 96 97 96 96 96 97 96 96
97 1.945 97 98 97 97 97 98 97 97
98 1.966 99 99 98 98 98 99 =?8 98
99 1.986 99 100 99 99 99 100 <=?9 99
100 2.003 101 101 100 100 100 101 1 00 100
101 2.023 101 102 101 101 101 102 101 101
102 2.044 103 103 102 102 102 103 102 102
103 2.064 103 104 103 103 103 104 103 103
104 2.084 104 105 104 104 104 105 104 104
105 2. 104 106 106 105 105 105 106 105 105
106 2. 125 106 107 107 106 106 107 106 106
107 2. 145 108 108 107 108 107 108 107 107
103 2. 162 108 109 108 109 108 109 108 10 3
109 2. 183 109 no 109 109 109 110 109 10?
110 2.203 110 111 110 110 no 111 110 110
111 2.224 ill 112 111 111 111 112 111 11
1
112 2.226 112 112 111 112 111 112 ill 11,1
113 2.246 113 113 112 113 112 113 112 112'
114 2.267 113 114 113 114 113 114 113 113
115 2.287 115 115 114 115 114 115 114 114
116 2.304 115 116 115 116 115 116 115 1155
117 2.324 117 117 116 117 116 117 116 116
118 2.345 117 118 117 117 117 118 1 17 117
119 "5 "^A 1^ 119 119 118 119 113 119 118 UEi
120 2.385 120 120" 119 120 119 120 119 119
121 2.405 121 121 120 121 120 121 120 120
122 2.426 122 122 121 122 121 122 - _ j. 121
123 2.446 123 123 119 123 122 123 i. -i. — 122
124 2.466 124 124 123 124 123 124 123 123
125 2.483 124 125 124 125 124 125 124 124
126 2.504 125 126 125 126 125 126 125 125
127 2.524 126 127 126 127 126 127 126 126
128 2.557 128 129 128 128 128 129 127 123
129 2.578 129 130 129 130 129 130 129 129
130 2.598 131 131 130 130 130 131 130 130
131 2.618 132 132 131 132 131 132 131 131
132 2.635 132 133 132 132 132 133 131 132
133 2.656 133 134 133 133 134 134 133 133
134 2.676 134 135 134 134 134 135 133 134
135 2.697 135 136 135 135 135 136 135 135
136 2.717 136 137 136 137 136 137 135 136




UID A/D & D/A CALIBRATION TABLE
ARG VOLTS CH CH 1 CH 2 CH 3 CH 4 CH 5 CH 6 CH 7
138 2.758 138 139 138 138 138 140 138 138
139 2.778 139 140 139 140 139 140 139 139
140 2.795 140 141 140 140 140 141 140 140
141 2.815 141 142 141 142 141 142 141 141
142 2.-836 142 143 142 142 142 143 141 142
143 2.857 143 144 143 143 143 144 143 143
144 2.858 143 144 143 144 143 144 143 143
i 45 2.879 144 145 145 145 144 145 144 144
146 2.899 146 146 145 146 145 146 145 145
147 2.920 147 147 146 146 146 147 146 146
143 2.937 147 148 147 148 147 148 147 147
14? 2.957 149 149 148 149 148 149 148 148
3 50 2.978 150 150 149 i50 149 150 149 149
151 2.998 150 151 150 151 150 151 150 150
152 3.018 151 152 151 152 151 152 151 151
153 3.038 153 153 152 153 152 154 152 152
154 3.059 154 154 153 154 154 154 153 153
155 3.079 155 155 155 155 154 155 154 154
136 3.096 155 156 155 155 155 156 155 155
157 3. 117 156 158 156 157 156 157 156 156
153 3. .37 158 158 157 158 157 158 157 157
159 3. : 58 159 159 158 159 158 159 158 158
16C 3. 190 160 161 160 160 160 161 159 160
161 3.210 162 162 161 161 161 162 161 160
162 3.230 162 163 162 162 162 163 161 162
163 3. 2 50 163 164 163 163 163 164 163 163
16* 3.268 164 164 164 164 164 165 163 163
165 3.239 165 165 165 165 165 166 164 164
16& 3.309 166 167 166 166 166 167 165 166
167 3.330 167 167 167 167 167 168 166 167
16S 3.350 168 169 168 168 168 169 167 167
169 3.370 169 170 169 169 169 170 168 169
170 3.390 171 171 170 170 170 171 170 170
171 3.411 171 172 171 171 171 172 170 171
172 3.428 172 172 172 172 172 173 171 171
173 3.448 173 173 173 173 173 174 172 172
174 3.468 174 174 174 174 174 175 173 173
175 3.489 175 175 175 175 175 176 174 174
176 3.491 175 175 175 175 175 176 174 174
177 3.511 176 177 176 177 176 177 176 175
178 3.532 177 178 177 177 177 178 176 177
179 3.552 178 179 178 179 178 179 177 178
180 3.569 179 179 179 180 179 180 178 179
181 3.589 180 180 180 180 180 181 179 179
182 3.610 181 181 181 182 131 182 180 181




UID A/D ic D/A CALIBRATION TABLE
ARG VOLTS CH O CH 1 CH 2 CM 3 CH 4 Cr\ 5 CH 6 CH 7
1S4 3.651 183 183 183 183 183 134 182 183
185 3.671 184 185 184 184 184 185 183 184
136 3.692 186 186 185 185 185 136 184 185
187 3.712 186 187 186 186 186 187 185 186
188 3.729 187 188 187 183 187 188 186 136
189 3.749 188 188 188 188 188 1 39 187 137
190 3.770 189 189 189 189 189 190 188 189
191 3.790 190 190 190 190 190 191 189 190
192 3.826 192 191 192 193 192 193 191 192
193 3.847 193 194 193 194 193 194 192 193
194 3.868 195 195 194 195 194 195 194 194
195 3.888 195 196 195 196 195 196 195 195
196 3.905 196 197 196 196 196 198 196 196
197 3.926 198 198 197 198 197 198 196 197
198 3.946 198 199 198 198 198 199 198 198
199 3.967 199 200 199 200 199 200 198 199
200 3.987 200 201 200 200 200 201 200 200
201 4.007 201 202 201 202 202 202 200 202
202 4.028 202 203 202 203 202 203 202 202
203 4.048 203 204 203 204 203 204 202 204
204 4.065 204 205 204 204 204 205 203 204
205 4.085 205 206 205 205 206 206 204 205
206 4. 106 206 207 206 207 206 207 205 206
207 4. 126 207 208 207 207 207 208 207 207
208 4. 128 207 208 207 208 207 208 207 207
209 4. 149 208 209 208 209 208 209 208 208
210 4. 169 209 210 210 210 209 210 209 209
211 4. 190 211 211 210 211 210 211 210 210
212 4.207 211 212 211 212 211 212 211 211
213 4.227 212 213 212 213 212 213 212 212
214 4.247 213 214 213 214 213 214 213 213
215 4.268 214 215 214 215 214 215 214 214
216 4.288 215 216 215 216 215 216 215 215
217 4.308 216 217 216 217 216 217 216 216
218 4.329 217 218 217 218 218 218 217 217
219 4.349 219 219 218 219 218 219 213 218
220 4.366 220 220 219 219 219 220 219 219
221 4.386 220 221 220 221 220 221 219 220
222 4.407 221 222 221 222 221 222 221 221
223 4.427 222 223 222 223 222 223 222 222
224 4.459 224 225 224 224 223 225 223 223
225 4.480 225 225 225 225 225 226 224 224
226 4.500 226 227 226 226 226 227 225 225
227 4.521 227 228 227 227 227 223 226 227
228 4.538 228 229 228 228 227 229 227 227




UID A/D St D/A CALIBRATION TABLE
ARG VOLTS CH O CH 1 CH 2 CH 3 CH 4 CH 5 CH 6 CH 7
230 4.579 230 230 230 230 230 231 229 229
231 4.599 231 232 231 231 230 232 230 231
232 4.619 232 233 232 232 232 234 231 231
233 4.640 233 234 233 233 232 234 232 233
234 4.660 234 235 234 234 234 235 233 233
235 4.680 235 235 235 235 235 236 234 235
236 4.697 236 236 236 236 235 237 236 235
237 4.718 237 237 237 237 236 238 236 236
238 4.738 238 238 238 238 238 239 237 237
239 4.759 239 239 239 239 238 240 238 238
240 4.761 239 240 239 239 239 240 233 239
241 4.781 240 241 240 240 240 241 239 239
242 4.802 241 242 241 242 241 242 240 241
243 4.922 242 243 242 243 242 243 241 242
244 4.839 243 244 243 243 243 244 243 243
245 4.860 244 245 244 244 244 245 243 244
246 4.880 245 246 244 244 244 244 245 245
2 47 4.900 246 246 244 244 244 244 245 246
248 4.921 246 246 244 244 244 244 247 246
249 4.941 246 246 244 244 244 244 246 246
250 4.962 246 246 244 244 244 244 246 246
251 4.982 246 246 244 244 244 244 246 246
252 4.999 246 246 244 244 244 244 246 246
253 5.019 246 246 244 244 244 244 247 246
254 5.040 246 246 244 244 244 244 247 246





















The TRS-80/UID was validated by evaluating a NACA
66(215)-216 wing section in the 32" x 45" academic wind
tunnel as described in Section V. The results are







leading edge = port 1 (radius = 1.58%C)
trailing edge = port 36 (thickness = .3%C)
upper surface
cort station ordinate
(% C) (% C)
lower surface
port station ordinate






































Type: AEROLAB 90 Series, 32" x 45", iowspeed; located in
Halligan Hall, Naval Postgraduate School, Monterey,
California 93940
Pressure Transducer: capacitive, amplified to +/-15 volts
analog output
Scanivalve: 48 channel (1-48) single step & home (ch 48)
Parameters
:
P0 = ambient static pressure
PI = tunnel plenum static pressure
P2 = test section static pressure








S.G. of Fluid = .939
Test
Tube Parameter Scanivalve Section
Channel Port
1 PO NC NC
2 PO NC NC
3 test port 4 1
4 test port 5 2
5 test port 6 3
6 test port 7 4
7 test port 8 5
8 test port 9 6
9 test port 10 7
10 test port 11 8
11 test port 12 9
12 test port 13 10
13 test port 14 11
14 test port 15 12
15 test port 16 13
16 test port 17 14
17 test port 18 15
18 test port 19 16
19 test port 20 17
20 test port 21 18
21 test port 22 19
22 test port 23 20
23 test port 24 21
24 test port 25 22
25 test port 26 23
26 test port 27 24
27 test port 28 25
28 test port 29 26
29 test port 30 27
30 test port 31 28
31 test port 32 29
32 test port 33 30
33 test port 34 31
34 test port 35 32
35 test port 36 33
36 test port 37 34
37 test port 38 35
38 test port 39 36
39 PO NC NC




48 pressure channel input /single channel output
Electrical control inputs (make k break):
STEP: advance to next channel
HOME: advance to channel 48
Electrical control outputs (TTL):







Channel Parameter Section Manometer
Port Tube
1 P0 NC NC
2 PI NC NC
3 P2 NC NC
4 test port 1 2
5 test port 2 3
6 test port 3 4
7 test port 4 5
8 test port 5 6
9 test port 6 7
10 test port 7 8
11 test port 8 9
12 test port 9 10
13 test port 10 11
14 test port 11 12
15 test port 12 13
16 test port 13 14
17 test port 14 15
18 test port 15 16
19 test port 16 17
20 test port 17 18
21 test port 18 19
22 test port 19 20
23 test port 20 21
24 test port 21 22
25 test port 22 23
26 test port 23 24
27 test port 24 25
28 test port 25 26
29 test port 26 27
30 test port 27 28
31 test port 28 29
32 test port 29 30
33 test port 30 31
34 test port 31 32
35 test port 32 33
36 test port 33 34
37 test port 34 35
38 test port 35 36
39 test port 36 37
40 PI NC NC
41 P2 NC NC
42 PO NC NC




Test Run: 22 OCT 1982
Nominal Tunnel Velocity = 90 mph
Ambient Temperature = 62 DEG F
Test Section: NACA 66(215)-216





















90 mph / alpha = 10 DEG
Manometer Scanivalve Test Reading
Tube Parameter Channel Port (in H20)
1 P0 NC NC 31.6
2 P0 NC NC 31.6
3 test port 4 1 37.8
4 test port 5 2 45.3
5 test port 6 3 31.8
6 test port 7 4 45.8
7 test port 8 5 28,5
8 test port 9 6 43.9
9 test port 10 7 27.7
10 test port 11 8 42.8
11 test port 12 9 27.6
12 test port 13 10 41.8
13 test port 14 11 27.9
14 test port 15 12 38.3
15 test port 16 13 28.4
16 test port 17 14 36.9
17 test port 18 15 29.4
18 test port 19 16 36 .6
19 test port 20 17 30.0
20 test port 21 18 36.2
21 test port 22 19 30.4
22 test port 23 20 35.5
23 test port 24 21 31.0
24 test port 25 22 35.0
25 test port 26 23 31.5
26 test port 27 24 34.6
27 test port 28 25 31.8
28 test port 29 26 33.2
29 test port 30 27 32.0
30 test port 31 28 32.8
31 test port 32 29 32.0
32 test port 33 30 32.6
33 test port 34 31 31.9
34 test port 35 32 32.0
35 test port 36 33 31.6
36 test port 37 34 31.9
37 test port 38 35 30.8
38 test port 39 36 31.9
39 PO NC NC 31.6
























































































90 mph / alpha = 10 DEG
Manometer Scanivalve Reading Reading
Parameter Tube Channel (In. H20) (In. H20)
P0 1 1 31.6 31.55
PI NC 2 NA 27.64
P2 NC 3 NA 31.36
port 1 3 4 37.8 37.75
port 2 4 5 45.3 45.09
port 3 5 6 31.8 31.99
port 4 6 7 45.8 45 . 66
port 5 7 8 28.5 28.54
port 6 8 9 43.9 43.81
port 7 9 10 27.7 27.82
port 8 10 11 42.8 42.66
port 9 11 12 27.6 27.74
port 10 12 13 41.8 41.65
port 11 13 14 27.9 27,93
port 12 14 15 38.3 38 . 34
port 13 15 16 28.4 28,48
port 14 16 17 36.9 36 83
port 15 17 18 29.4 29 .45
port 16 18 19 36.6 36 .55
port 17 19 20 30.0 30.02
port 18 20 21 36.2 36 .,20
port 19 21 22 30.4 30,43
port 20 22 23 35.5 35.55
port 21 23 24 31.0 31 .11
port 22 24 25 35.0 35.17
port 23 25 26 31.5 31 . 56
port 24 26 27 34.6 34.69
port 25 27 28 31.8 31.74
port 26 28 29 34.2 34.40
port 27 29 30 32.0 32 , 10
port 28 30 31 33.8 33.97
port 29 31 32 32.0 32.17
port 30 32 33 32.6 32.87
port 31 33 34 31.9 32.01
port 32 34 35 32.0 32.11
port 33 35 36 31.6 31.70
port 34 36 37 31.9 32.09
port 35 37 38 30.8 30.94
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1. Address bus: that group of lines from the CPU which
it uses to vector data to/from memory locations by
means of binary electrical signals.
2. Assembly language (code): a low level computer lan-
guage which uses mnemonics and higher order number
systems to represent the binary operation codes and
absolute addresses of the CPU but is otherwise a
one for one translation of the CPU machine code.
3. A/D: analog to digital
4. Baud: the data transmission rate expressed in bits
per second.
5. BCD: Binary Encoded Decimal. A 4 bit binary bit
encoding representing the decimal digits to 9.
6. BIT: Binary digit: single unit of information re-
presenting a one/zero, on/off, or yes/no state.
7. Bug: any software or hardware error /malfunction
that causes the computer/program to operate in a
manner other than intended.
8. Byte: a group of eight bits which are processed as
a single quantity.
9. CPU: Central Processing Unit. The area of a com-
puter which computes all logic and arithmetic
functions and sequences the flow of the program.
10. CRT: Cathode Ray Tube. Used as the generic name
for television type I/O devices.
11. Data bus: that group of lines from the CPU on which
the information that is processed is vectored from
CPU, memory, and I/O devices as binary electrical
signals.
12. DIP: Dual In-line Package. The standard integrated
circuit housing characterized by two rows of
symmetric pins in a low profile, rectangular package
151

13. D/A: digital to analog; the inverse of A/D.
14. D/D: Digital to Digital, from one logic family to
another or from the clocked data bus under CPU
control to a latched I/O device.
15. HEX (hexadecimal): the base 16 number system. The
digits 10 to 15 are represented by the letters
A to F. Thus, 12 decimal = C hex; FF hex = 255 decimal.
16. I/O: input /output
.
17. K: a suffix which indicates a group of 1024 (2**10)
items as in * 16K of memory* meaning 16384 memory
locations.
18. LED: Light Emitting Diode. A type of diode that emits
visible light in its forward biased condition; used
frequently as an indicator because of low voltage/
power requirements.
19. Machine language (code): the binary bit patterns,
represented by electrical signals, used by the CPU
to carry out its programmed functions.
20. Nibble: the upper or lower four bits of a byte.
21. OPAMP: Operational Amplifier. An extremely stable
linear amplifier capable of precise gain.
22. RAM: Random Access Memory. Volatile memory the con-
tents of which can be changed by the CPU.
23. ROM: Read Only Memory. Non-volatile memory the
contents of which may not be changed by the CPU but
may be Read Only.
24. Software: the program that resides in the micro-
processor memory.
25. Structured Programming: a modular programming tech-
nique characterized by top to bottom program flow with
transfer out of the statement order not allowed except
within defined, logical constructs.
26. TTL: Transistor Transistor Logic. A family of digital
logic and IC's characterized by a +5 volt monopolar
power supply, high noise immunity, high speed (20
MHz typical), and with directly cascadeable I/O.
A signal above 2.4 volts represents an on or '
l
1
state; below .8 volts, an off or '0' state.
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27. Word: a group of one or more bytes which the CPU
is capable of treating as a single quantity; the
binary order of the data bus expressed in bytes or
bits.
28. Z80: a third generation microprocessor using an
eight bit word, sixteen bit address bus (64K),
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